Method for making a monolithic integrated high-T.sub.c superconductor-semiconductor structure by Garcia, Graham A. et al.
I11111 111ll Il1 Il11 US000 III III105801 III IIIA III Il11 1ll11111 
United States Patent [191 [11] Patent Number: 6,165,801 
Burns et al. [45] Date of Patent: Dec. 26,2000 




Inventors: Michael J. Burns, Mountain View; 
Paul R. de la Houssaye, San Diego; 
Graham A. Garcia, San Diego; 
Stephen D. Russell, San Diego; 
Stanley R. Clayton, San Diego; 
Andrew T. Barfknecht, Menlo Park, 
all of Calif. 
Assignee: The United States of America as 
represented by the Secretary of the 
Navy, Washington, D.C. 
Appl. No.: 091443,245 
Filed: Nov. 18, 1999 
Related U.S. Application Data 
Division of application No. 081041,737, Apr. 1, 1993, Pat. 
No. 6,051,846. 
Int. C1.7 ..................................................... HOlL 21/00 
U.S. C1. ...................................................... 438/2; 50511 
Field of Search ....................................... 43812; 50511 
References Cited 
U.S. PATENT DOCUMENTS 
~561 
5,084,437 111992 Talvacchio .................................. 50511 
5,135,908 811992 Yang et al. ................................. 50511 
5,164,359 1111992 Calviello et al. ........................... 50511 
Primary ExaminerSheila V. Clark 
Assistant Examiner-JosC R. Diaz 
Attorney, Agent, or F i r m x a r v e y  Fendelman; Michael A. 
Kagan; Eric James Whitesell 
ABSTRACT 
A method for the fabrication of active semiconductor and 
high-temperature superconducting devices on the same sub- 
strate to form a monolithically integrated semiconductor- 
superconductor (MISS) structure is disclosed. A common 
insulating substrate, preferably sapphire or yttria-stabilized 
zirconia, is used for deposition of semiconductor and high- 
temperature superconductor substructures. Both substruc- 
tures are capable of operation at a common temperature of 
at least 77 K. The separate semiconductor and superconduc- 
tive regions may be electrically interconnected by normal 
metals, refractory metal silicides, or superconductors. Cir- 
cuits and devices formed in the resulting MISS structures 
display operating characteristics which are equivalent to 
those of circuits and devices prepared on separate substrates. 
23 Claims, 7 Drawing Sheets 
[571 
71 5’ 720’ 7i o 71 5’ 720’ 71 0 
700 / \goo 
https://ntrs.nasa.gov/search.jsp?R=20080008272 2019-08-30T03:34:35+00:00Z





Dec. 26,2000 Sheet 1 of 7 
1 200 
6,165,801 
F O W  SUPERCONDUCTIVE 
SECTIONS 




I SEMICONDUCTOR REGIONS I 
FORM INTERCONNECTIONS 
BETWEEN REGIONS AND 
TO EXTERNAL 110 
FIG. 1 




1 2 1  0




110 1 SELECT S m - w  
FORM SEMICONDUCTOR 





/ -1 00 































I /  
PLANARIZE I I 



























DEPOSIT S iNx 
-lo 
1 




















































241 I DEPOSITPOLY-si t/ 
1 
242 I PATTERNPOLY-si t/ 
1 243 1 DEPOSITTi t/ 
I 
I 








































U S .  Patent Dec. 26,2000 Sheet 4 of 7 6,165,801 
t 
I 
431 I PATTERN BUFFER LAYER(S) 
SELECTIVELY REMOVE 1 SEED LAYER(S) 
1 433 1 STRIP PHOTORESIST 
DEPOSIT SECOND LAYER OF /434 
BUFFER AND SUPERCONDUCTOR 
t 
4 
435 PATTERN SUPERCONDUCTOR 
I DEFINE CONTACT VIAS 436 
1 


























































438 I I  
I I  
lL - - - - - - , - - - - - , ,  - - - - - - - - - - - - - - - - I  
L - - , - - - - - - - - - - - -  - - - - - - - - - - - - - - - - - - - - J  
I I 1 DEPOSIT NOBLE CONTACTS I 
460 I REMOVE UNDESIRED MATERIAL 
t 
470 I OPEN CONTACT VIAS 
t 
FORM INTERCONNECTIONS BETWEEN ,500 
PROCESSING STEP 
FIG. 3 
U S .  Patent Dec. 26,2000 Sheet 5 of 7 6,165,801 






































METHOD FOR MAKING A MONOLITHIC example, superconducting interconnects in integrated cir- 
INTEGRATED HIGH-T, cuits would lower chip power dissipation while allowing 
SUPERCONDUCTOR-SEMICONDUCTOR reduced interconnect width and pitch. Superconducting 
STRUCTURE interconnects also would reduce signal pulse degradation 
s due to dispersion, allowing faster integrated circuits (ICs) to 
Josephson junction (superconductor) devices have inher- 
ent switching speeds that are much faster than semiconduc- 
tor devices. Josephson junction (JJ) integrated circuits which 
s u p  E R c 0 N D  u c TO R - s E M  I c 0 N D  u c TO R 10 provide subpicosecond timing resolution have been demon- 
strated. Entire microprocessors have been successfully built 
in low temperature superconducting logic; these JJ IC’s are 
two orders of magnitude faster than equivalent gallium 
arsenide (GaAs) devices and consume two orders of mag- 
15 nitude less power. Superconducting quantum interference 
devices provide magnetic field sensitivity at the 
quantum limit by exploiting the sensitivity of the phase of 
the superconducting wavefunction to magnetic fields, 
SQUIDS, flux-flow transistors (FFTs) with 150 GHz speed, 
The government has rights in this invention pursuant to 20 ~ o w - ~ o s s  microwave components, free-standing microstmc- 
tures and sensitive long-wavelength bolometers have all 
been demonstrated using HTS materials, 
Semiconductor materials are even more widespread, hav- 
ing a longer history. A semiconductor is an insulator at 
25 extremely low temperature, and its resistivity drops as 
The invention described below is assigned to the United temperature increases. Semiconductors can be doped, that is, 
States Government and is available for licensing commer- impurities can be added to change the concentration and sign 
cially. Technical and licensing inquiries may be directed to of charge carriers, By exploiting this property of 
Harvey Fendelman, Legal For Patents, SPAWAR- semiconductors, various junction types can be fabricated 
SYSCEN S A N  DIEGO CODE I30012 Room 103, 53510 30 and a multitude of electronic devices and circuits can be 
Silvergate Ave Rm 103, Sari Diego, Calif. 92152-5765; made using those junctions. This property also accounts, in 
telephone no. (619)553-3001; fax no. (619)553-3821. part, for the ability to make high-density circuits of 
semiconductors, since it is possible to make several junc- 
tions very close together merely by changing the concen- 
semiconductor and superconductor structures. More Operation of semiconductor devices at liquid nitrogen 
specifically, it relates to the field of monolithically integrated temperature has advantages under certain conditions. A 
high-T, superconductorisemiconductor structures. factor of two increase in speed for complementary metal- 
High-temperature superconductors are superconductors 4o oxide-semiconductor (CMOS) devices can be obtained 
that have superconducting transition temperatures (T,) without any device design changes merely by operating at 
above about 30 K. These materials are usually mixed oxides low temperatures. This is very significant for ultra-high 
of rare earth elements and copper, and are known variously performance computer systems. Even larger CMOS speed 
as cuprate superconductors, oxide superconductors, ceramic increases can be realized when the devices are optimized for 
superconductors, perovskite superconductors, and simply 45 operation at cryogenic temperatures. 
HTS (for high-temperature superconductor) materials. Some While superconducting devices have much higher thee- 
examples are La,-,Sr,CuO, (O<x<0.6), YBa,Cu,O,-, retical limits for speed than semiconductor devices, semi- 
(0.1<6<0.6) (YBCO), T1,Ba,CaCu,08 (TBCCO), and conductor devices perform certain functions better, at least 
Bi,Sr,CaCu,O, (BiSCCO). Each of these materials has a in the current state of the art. For example, while the fastest 
variable composition, so the subscripts indicate the approxi- memory produced is superconductor-based, it has low Spa- 
mate midpoint of a range rather than a true stoichiometric tial density. High-density memory cells are difficult to 
ratio. The oxygen content, in particular, is variable, and the produce in superconducting logic because adjacent cells 
oxidation state of the material may affect its superconduct- couple magnetically. Furthermore, superconductor device 
ing properties; whether or not indicated, the oxygen sub- signal levels are typically millivolts or lower, making such 
script is assumed to be variable by plus or minus a fraction 55 circuits difficult to interface to conventional electronics. 
(usually 6) less than unity. Voltage state latches for readouts are difficult to design and 
YBCO, TBCCO, and BiSCCO all have phases which implement in high temperature superconductors because 
have transition temperatures above 90 K, allowing them to HTS junctions are not hysteretic (bistable). On the other 
operate at 77 K with plenty of engineering margin. This is hand, semiconductor devices can easily be used to form 
the temperature at which nitrogen boils, also known as 60 latches, high-density memories, and level-shifting interface 
“liquid nitrogen temperature,” and is a convenient operating circuits. 
point for many cryogenic systems. As the operating temperatures of superconductors have 
In the seven years since the discovery of high-temperature increased and those of semiconductors have decreased, the 
superconductivity, the field of superconductive electronics suggestion to combine the two has been heard more and 
has undergone explosive development. Superconducting 65 more often. The combination of both superconductor and 
materials and devices have some unique advantages over semiconductor devices on the same chip operated at 77 K, 
conventional materials and semiconductor devices. For for example, would exploit the unique advantages of each 
CROSS-REFERENCE TO RELATED be fabricated. 
APPLICATIONS 
mis is a divisional application under 37 CFR 1.53 of 
patent application “MONOLITHIC INTEGRATED HIGH 
T~ 
STRUCTURE”, ser, N ~ ,  081041,737 filed on 1, 1993, 
now U.S. Pat. No. 6,051,846. 
STATEMENT OF GOVERNMENT INTEREST 
The invention described herein may be manufactured and 
by Or for the Government Of the United States Of 
America for governmental purposes without the payment Of 
any royalties therein or therefor. 
NASA contract NAS3-26400. The government has other 
rights as an assignee of the full interest of certain of the 
inventors. 
LICENSING INFORMATION 
BACKGROUND OF THE INVENTION 
This invention relates generally to the field of combined 35 tration of dopants abmptly. 
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technology; the symbiosis leads to performance unattainable 
by either alone. 
Soon after the discovery of HTS, visions of high-current- 
carrying, zero resistance interconnects for semiconductor 
circuits, as well as high-speed hybrid circuits combining 
semiconducting and superconducting logic danced in the 
heads of many researchers. The realization of these visions, 
however, has remained elusive. This is due in large part to 
the chemistry of HTS materials and their high content of 
copper, an anathema for semiconducting circuits. 
There are several major obstacles to the integration of 
high temperature superconductors with semiconductors, and 
particularly with silicon (Si) or gallium arsenide (GaAs) 
devices. The HTS materials are oxides which are very 
weakly bound chemically, and are therefore easily decom- 
posed (often into elemental copper and other metals) by 
direct contact with semiconductors. Elemental copper is an 
“interstitial-substitutional” diffuser in Si, Ge, and GaAs, as 
well as in other semiconductors, and diffuses through these 
materials about as fast as Li does, i.e., faster than any other 
element except hydrogen. At typical processing 
temperatures, Cu can move centimeters in a few hours’ time. 
Copper forms a deep electronic trap in Si, Ge, and GaAs, and 
even at part per million levels it destroys the very properties 
of the semiconductor which allow it to be used to make 
transistors and integrated circuits. 
Several attempts have been made to fabricate HTS cir- 
cuits or devices directly on a semiconductor material. 
Although simple HTS films can be grown on buffered Si, 
they have never been demonstrated to be useful for making 
Josephson junctions. Fork, et al., (Appl. Phys. Lett., vol. 57, 
p. 1161,1990) have reported the growth ofYBCO on Si. The 
thickness of the superconductor layer was stress-limited to 
less than about 150 nm, and the critical current density at 
useful thicknesses of about 130 nm was as low as lo5 Ncm’ 
at 77 K. Most useful devices require a critical current density 
greater than or equal to lo6 Ncm’ at 77 K. Cracks appeared 
in all films thicker than about 50 nm, and the transition 
temperature of the superconductor was depressed. No 
devices were fabricated in the superconductor or the semi- 
conductor before or after the growth of the YBCO. 
This group has also reported the growth of YBCO on 
GaAs (Appl. Phys. Lett., vol. 60, p. 1621, 1991). The 
thickness of the superconductor layer was again stress- 
limited, but not as severely: layers less than about 100 nm 
showed no signs of fracture. The critical current density at 
77 K was about lo5 Ncm’, and the transition temperature of 
the superconductor was again depressed. No devices were 
fabricated in the superconductor or the semiconductor 
before or after the growth of the YBCO. A further problem 
posed by direct growth on GaAs is its tendency to lose As 
at elevated temperatures, as noted by Fork. Buffer layers 
may help limit this out-diffusion if they can be deposited at 
low enough temperatures, but any loss at all can destroy the 
functionality of the GaAs devices. 
To date, there have been no reports of the integration of 
functional semiconductor and superconductive devices on a 
single substrate. 
SUMMARY OF THE INVENTION 
The combination of both superconductor and semicon- 
ductor devices on the same chip operated at moderate 
cryogenic temperatures exploits the unique advantages of 
each technology, and the symbiosis leads to performance 
unattainable by either alone. Such dual-technology devices 
might include high-speed superconductor microprocessors 
4 
coupled with high-speed semiconductor cache memories, 
SQUID magnetometers coupled with semiconductor signal 
conditioning circuits, or superconductor infrared detectors 
coupled with semiconductor signal processing logic. 
An advantage of this invention is that it provides a 
monolithically integrated superconductor-semiconductor 
(MISS) structure which employs the unique advantages of 
both superconductor and semiconductor devices. 
Another advantage of this invention is that it provides 
10 MISS structures in which both the superconductive regions 
and the semiconductor regions are formed on a common 
substrate. 
Yet another advantage of this invention is that it provides 
a method for manufacturing the aforesaid MISS structures. 
Still another advantage of this invention is that it provides 
a technology for fabricating superconducting interconnec- 
tions between devices in a semiconductor integrated circuit. 
This is accomplished by fabricating the interconnections of 
a superconducting material which attains its superconduc- 
2o tive state at a high enough temperature for the semiconduc- 
tor circuit to operate. The advantages of superconductive 
interconnects include higher transmission speed and lower 
power dissipation. 
Yet another advantage of this invention is that it integrates 
ultra-fast Josephson devices having picosecond switching 
times with CMOS silicon devices. This is accomplished by 
cofabricating the superconducting Josephson devices and 
the semiconducting devices on the same substrate and very 
close to each other. Such integration allows efficient cou- 
pling of high-speed signal processing with standard input/ 
output (110) functions. 
Still another advantage of the invention is that it provides 
a method of integrating low signal strength detectors with 
3s semiconducting amplifiers, while minimizing the wiring 
distance between the two. For example, a superconducting 
quantum interference device (SQUID) which can detect 
magnetic signals as small as those emanating from an animal 
brain may be directly connected with a CMOS amplifier so 
4o that the amplified output of the detector may be fed to the 
rest of a circuit with minimal delay and distortion. In another 
application, a superconducting bolometer may be integrated 
with Si devices, providing a means for using heat to trigger 
a processing function. 
A further advantage of the invention is that it integrates 
superconducting digital circuitry with semiconducting 
memory arrays. In image processing, for example, the data 
may be stored in a Si memory array, while the processing of 
the information is accomplished by the much faster super- 
Another advantage of the invention is the enhancement of 
yield by achieving true integration of superconducting and 
semiconducting circuit elements on a monolithic carrier 
thereby avoiding the tedious and inefficient process of wire 
5s bonding between parts of a circuit. Thus yield enhancement, 
along with the attendant cost reductions, is another advan- 
tage of the cofabrication technology of the present inven- 
tion. Because all of the steps are done in a single processing 
line, contamination due to removal from a clean environ- 
Another advantage of the invention is that it provides a 
manufacturing technology for high density bolometer 
arrays. Superconducting bolometers may be cofabricated 
with the silicon signal processing circuitry allowing smaller 
The present invention is a fabrication sequence for form- 





so conducting circuitry. 
60 ment during processing is avoided. 
65 feature sizes and a higher degree of integration. 
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cuits on the same insulating substrate. A method for fabri- 
cating interconnects between the semiconductor and 
superconductive portions of the structure is also disclosed. 
In a particular example, a process for the fabrication of at 
least one YBa,Cu,O,-, (YBCO) device and at least one Si s 
CMOS device on the same chip is described. 
Two of the unique features of this monolithically inte- 
grated technology are: (1) superconductive interconnection FIG. 1 is a flow chart diagram of the process for the 
between devices in a semiconductor integrated circuit, and cofabrication of monolithically integrated semiconductor- 
(2) the ability to integrate ultra-fast SuPercOnducting devices lo superconductor structures. First the substrate is prepared in 
having picosecond switching times with CMOS silicon step 100. This preparation step 100 may consist only of 
devices. Monolithic integrated circuits utilizing both CMOS removing the substrate from its protective packaging, or it 
and HTS will outperform circuits using either technology may be more extensive, In the next step 200, the semicon- 
FIGS. 5A and 5B show, respectively, the operating char- 
acteristics of a CMOS device before (5A) and after (5B) 
cofabrication of the superconducting part of a MISS struc- 
ture according to the present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
alone. ductor sections of the MISS structure are formed on the 
The present invention solves the problem of fabricating insulating substrate. A protective layer is then deposited in 
monolithically integrated semiconductor-superconductor step 300 over only the semiconductor sections. Then the 
circuits several ways. For example, by using a common superconductive sections of the MISS circuit are formed in 
substrate such as sapphire (single crystal Al,O,) or yttria- step 400. Finally the interconnections between the semicon- 
stabilized zirconia (ZrO,:Y,O,, also known as cubic zirco- ductor and superconductive sections are formed in step 500, 
nia or YSZ) for the fabrication of both the superconductive 2o as are the connections to the outside world. 
and the semiconductor sections of the monolithically inte- FIG. 2 is a flow chart diagram of the process for the 
grated structure, direct growth of an oxide S~Percond~Ctor fabrication of the semiconductor-based portion of a MISS 
atop a semiconductor is avoided. Furthermore, the use of a circuit in accordance with the present invention, In step 210 
protective layer prevents contamination of the semiconduc- a thin layer of semiconductor materials, such as Si or G&, 
tor section during subsequent HTS processing. is deposited on the surface of the common insulating sub- 
HTS materials are relatively stable chemically on sap- strate. In optional step 220 this semiconductor layer may be 
phire (A1203) and Cu does not diffuse through sapphire. subjected to any of a number of operations which improve 
When sapphire is the substrate for both the HTS and the the quality of the surface. The desired electronic structures, 
semiconductor parts of the integrated circuits, Cu does not 3o e.g., integrated circuits, are formed in the semiconductor 
diffuse through the substrate from the HTS devices into the layer in step 230. Standard techniques are modified to avoid 
semiconductor structures. Thus the total area of the inte- the deposition of aluminum and other oxidizable metals for 
grated circuit which must be protected is greatly reduced. interconnects. For example, silicide interconnects may be 
This has an added benefit in the isolation of parts of the formed in step 240 at this time, or all of the interconnects 
semiconducting subsection: if the semiconductor devices are 3s may be formed in step 500 after the HTS processing step 
not connected to each other by any direct paths, as is often 400. Finally the semiconductor structures are passivated in 
done for CMOS, then Cu contamination of one transistor step 300 by depositing a diffusion barrier material over 
does not spread to others. them. FIG. 2A is a flow chart diagram showing step 240 in 
A protective layer is also disclosed herein for coating Si more 
devices and preventing their contamination by Cu or other 40 FIG. 3 is a flow chart diagram of the process for the 
undesirable contaminants during subsequent HTS fabrics- fabrication of the superconductor-based portion of a MISS 
tion. This barrier material may be removed after HTS structure. In step 410, any desired buffer layers are deposited 
processing if desired, or it may remain without degrading on the entire surface of the substrate and previously depos- 
device performance. The barrier does not support epitaxial ited layers. When sapphire is used as the substrate, this step 
growth of the superconducting oxides, and so may be used 4s 410 reduces chemical reactions between the substrate and 
also as a growth poison in areas of the substrate over which the superconductor, and forms a template for superconductor 
superconductor coverage is undesirable. growth. When YSZ is the substrate, this step 410 may be 
Further advantages of this invention will become clear to Omitted, Or may be retained for purposes Of improved 
epitaxy. In the next step 4202 a layer of superconductor is 
On the 
bare YSZ substrate. Superconductive structures are formed 
in these layers by patterning in step 430 using standard 
techniques. These three steps 410, 420, 430, collectively 
step 450, may be repeated as desired to form three- ’ is a flow chart diagram Of the process for the ss dimensional structures. Finally, undesired material which 
forms Over the semiconductor regions is removed in step 
460, and contact vias are opened in step 470. 
structure, A insulating substrate 600 supports both 
60 the semiconductor regions 700 and the superconductive 
regions 800 of the MISS structure. The example shown 
portrays two MOSFET structures connected together by 
silicide interconnects 750 and connected to the supercon- 
ductive region 800 by metal or superconductive inter-region 
FIGS. 5A and 5B show the operating characteristics of a 
CMOS device before (5A) and after (5B) cofabrication of 
2s . 
those skilled in the art of integrated circuit fabrication upon 
reading the following detailed description, with reference to SO grown ePitaxiallY On the buffer 
the attached drawings. 
Or 
BRIEF DESCRIPTION OF THE DRAWINGS 
cofabrication of monolithically integrated semiconductor- 
superconductor (MISS) structures. 
fabrication of the semiconductor-based portion of a MISS 
structure. 
FIG. 2A is a flow chart diagram of the Process for the 
fabrication of silicide interconnects. 
FIG. 3 is a flow chart diagram of the process for the 
fabrication of the superconductor-based portion of a MISS 
structure. 65 interconnects 900. 
FIG. 4 is a schematic partial cross-section of a MISS 
structure according to the present invention. 
is a flow chart diagram Of the process for the FIG. 4 is a schematic partial cross-section of a MISS 
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the superconducting part of a MISS circuit according to the active semiconductor devices and YBCO thin films on a Si 
invention. In both figures the drain-to-source voltage V, in or GaAs wafer would require a protective copper diffusion 
volts (V) is plotted along the abscissa 1010 and the drain barrier lacking even a single pin-hole on the entire wafer, 
current ID in microamperes @A) is plotted along the ordi- else copper contamination will reach and destroy the semi- 
nate 1020. The current-voltage (I-V) characteristics of a s conductor devices. Such effects have been observed by Ward 
PMOS transistor appear as the family of curves 1030. The Ruby, M. S. Thesis, Department of Materials Science and 
operating characteristics of the device remain virtually Engineering, University of Florida, 1991. Thus, within the 
unchanged by the HTS processing. scope of the present invention, a substrate which does not 
of the present invention will now be allow diffusion of Cu, Ba, Y, or other elements which act as 
described. To aid understanding, the following specific 10 dopants Or traps, Yet allows the epitaxial growth of YBCO 
choices have been made: YBa,Cu,O,-, (YBCO) is the and si is desirable. 
superconductor material, Si is the semiconductor material, One such substrate is sapphire (single crystal Al,O,). Use 
silicon nitride is the diffusion barrier, and sapphire is the of silicon-on-sapphire (SOS) wafers limits the required 
substrate. While these materials have been chosen to illus- diffusion barriers to top coverage of the silicon islands, so 
trate the invention, it should be realized that the invention is 15 the total area of the diffusion barrier which must be defect 
not limited to these choices, and that other materials fall free is quite small. Furthermore, a pinhole in the diffusion 
within the scope of the invention. barrier will result in copper contamination of only that 
ne cofabrication process is performed in five stages, as island, and hence render a single subcomponent on one die 
shown in FIG. 1: step 100 includes the selection and unusable rather than the whole wafer. 
preparation of a suitable substrate, step 200 includes the 2o Other substrates may also be acceptable for this purpose, 
fabrication and patterning of the CMOS devices SOS especially when considered as a part of a multilayer struc- 
wafers, step 300 includes the encapsulation of the CMOS ture. For example, the lattice constant of yttria-stabilized 
devices under a copper diffusion barrier, step 400 includes zirconia (ZrO,:Y,O,, also known as cubic zirconia or YSZ) 
the growth and patterning of the YBCO structures, and step more nearly matches that of YBCO and most of the cuprate 
500 includes the opening of contacts through the diffusion 25 superconductors than does that of sapphire. Growth of Si on 
barrier to permit electrical access to the CMOS contacts. YSZ has been reported by Manasevit, et al., Journal of the 
The processing order, particularly the processing of the ElectrOchemical Society, VOl. 1302 P. 95 (1983). 
CMOS before the growth and processing of the YBCO, is Once the substrate material is selected in step 110, it must 
dictated by the phase stability of the superconductor 3o be prepared in step 120 for semiconductor deposition. This 
material, here YBCO. The Si processing involves growth, preparation step 120 generally involves cleaning the sub- 
diffusions and annealing at temperatures on the order of strate and mounting it in a deposition chamber. Depending 
1000" C. YBCO is grown at about 750" C., as are most of on the condition of the substrate, it may be subjected to 
the other superconducting oxides, and irreversibly decom- additional preparation steps such as etching to remove 
poses into various copper, yttrium and barium oxides above 35 sub-surface damage. These preparation techniques are well 
about 950" C. The processing temperature for the YBCO and known to those skilled in the art of semiconductor 
the associated buffer layers therefore preferably does not fabrication, and particularly to those practiced in the art of 
exceed approximately 850" C., at which the CMOS struc- SOS fabrication. 
tures are quite stable. After the substrate preparation step 100, the semiconduc- 
Referring to FIG. 2, the first step 110 is to select a 4o tor subsection is fabricated. A thin layer of semiconductor is 
substrate. The cofabrication of Y,Ba,Cu,O,-, (YBCO) and deposited in step 210 on the surface of the substrate. The 
CMOS devices requires a substrate which allows the epi- following specific example uses Si as the semiconductor. 
taxial growth of YBCO and s i ,  is chemically stable at Other semiconductors may be substituted, each involving its 
elevated temperatures in high 0, environments, and does own advantages and processing conditions. Examples of 
not allow the diffusion of copper (Cu), yttrium (Y) or barium 45 appropriate materials include elemental semiconductors (Si, 
(Ba). While the growth of YBCO on buffered silicon and Ge, etc.), group I v  semiconductor alloys (SiGe, Sic ,  etc.), 
gallium arsenide has been demonstrated, Si and GaAs 1II-V semiconductors (GaAs, InP, AlGaAs, InGaAs, 
wafers are not suitable candidates due to the high mobility GaInAsP, etc.), 1I-W semiconductors (ZnTe, ZnSe, 
of Cu and its behavior as a deep trap. Copper is an CdTe, CdSe, etc.), and 1V-W semiconductors (PbSe, PbTe, 
interstitial-substitutional diffuser in Si and GaAs, which at PbSnTe, etc.). All of these materials may benefit from 
typical YBCO growth temperatures (about 750" C.) can combination with superconductors into a MISS structure. 
diffuse several millimeters in an hour. (See, for example, Returning to the specific example of Si on sapphire and to 
"VLSI Fabrication Principles: Silicon and Gallium Ars- FIG. 2, the generally preferred method of deposition in step 
enide" by S. K. Ghandhi, John Wiley & Sons, New York, 210 of Si is chemical vapor deposition (CVD). However, 
1983, ISBN 0 471 86833-7, and "Physics of Semiconductor 55 any deposition method may be used as long as the resulting 
Devices, 2nd. ed.", by S. M. Sze, John Wiley & Sons, New Si layer is pure enough for subsequent fabrication steps. In 
York, 1981, ISBN 0 471 05667-8.) addition to CVD, appropriate deposition methods include 
The surface mobility of Cu on Si and GaAs is even higher molecular beam epitaxy (MBE), Physical vapor deposition 
than in the bulk. In addition, copper acts as a deep trap with (PVD), vapor Phase epitaxy (VPE), liquid Phase epitaxy 
acceptor levels of 0.53,0.4 and 0.24 eV in Si and 0.44,0.24, 60 (LPE), and sputtering. These deposition methods are well 
0.19 0.14 and 0.023 eV in GaAs. Contamination levels as known to those skilled in the art of sos Processing. 
low as a part per million of Cu would be fatal to the The layer of Si so deposited may, if desired, be subjected 
semiconductor devices. In contrast to the situation in HTS or in step 220 to any of a number of operations which improve 
metals where anything under 1-2% is negligible, a barrier the quality of the layer. Examples of suitable processes are 
layer bipolar transistor has typical dopant levels in the part 65 ion implantation, recrystallization, solid phase epitaxy 
per million to part per ten thousand range, and for MOS (SPE), double SPE, and polishing. It may even be desirable 




layer of Si to a single crystal layer, or to convert portions of of 60 seconds at about 675" C. The titanium which is 
the layer from a crystalline to an amorphous state. All of deposited on the silicon dioxide does not react and is 
these operations may be used to reduce the defect density in stripped in step 245 after the RTA. After the excess metal is 
the silicon, and are believed to improve the performance of stripped, a final high temperature anneal in step 246, e.g., 60 
the devices ultimately formed in this material. It is thus s seconds at 850" C., completes the silicide formation, con- 
apparent that any operation which serves the same function verting it to a stable conductive material. Subsequent layers 
may be substituted for those mentioned without departing may be formed as in the standard MOS process and/or 
from the spirit or scope of this invention. additional structures may be added as desired. 
Standard techniques are used in step 230 to fabricate Alternatively, the silicide may be directly deposited by 
integrated circuits in the silicon layer. Any technology such 10 coevaporation or cosputtering. In this case, no polysilicon is 
as NMOS, PMOS, CMOS, bipolar, microsensor, actuator, required. Silicides formed by codeposition are typically 
transducer, etc., among others well known to those skilled in slightly more resistive than reacted silicides, but the result- 
the art of integrated circuit fabrication and microfabrication ing metallization is lower in residual stress. The choice of 
techniques, can be adapted according to the present inven- metallization technique depends on the ultimate application, 
tion. The major modification to standard processes is the 15 and both the reaction method and the codeposition method 
complete elimination of aluminum (AI) in any layer of the fall within the scope of the present invention. 
structure which will be subjected to HTS processing con- The Same procedure used in step 240 may be followed for 
ditions. Especially in this particular example, Al should not all of the ''metay layers in the circuit, If desired, the 
be used for interconnects. The reason is that Al melts at structures may be planarized in step 249 to improve the 
about 400" c .  and reacts easily with oxygen at elevated 2o reliability of the interconnects by eliminating the necessity 
temperatures, while YBCO Processing requires the use of an of covering steps with metal. It may also be desirable to 
oxidizing ambient at temperatures Up to about 750" c .  implant or dope the Poly-Si layers and to choose their 
Additional modifications to the bipolar Processing sequence thicknesses carefully in order to ensure that no thin, undoped 
may be required to account for the short base region and region exists between the underlying source-drain silicide 
diffusion of dopants at high temperatures. 25 and the upper contact layer silicide. All of these modifica- 
In forming semiconducting circuits in step 230 according tions are within the scope of the invention disclosed here. 
to the invention, the interconnections between individual Another major departure from standard processing tech- 
semiconductor circuit elements may be formed during the niques is the passivation step 300 for protecting the MOS 
last Process step 500 at the Same time the in t~~onnect ions  3o circuitry from the high temperature superconductor (HTS) 
between the semiconductor and superconductor devices are processing environment, For example, a thick (about 200 
formed. This fabrication sequence requires only one step nm) layer of silicon nitride(Si,N,) may be used as the 
500 for metallization, and allows Al to be used. diffusion barrier. A film of Si,N, can be deposited in step 
To avoid reduced yield due to possible contamination 310 using chemical vapor deposition, with or without 
after removal from the clean Si processing line, reduced 35 plasma enhancement, or by other methods well known by 
interconnect density due to step coverage problems, limita- those skilled in the art of semiconductor fabrication. Silicon 
tion to a single interconnect level for the Si circuit, and nitride has been used as a diffusion barrier for copper and is 
reduced ability to test the circuit during fabrication, an known to also be a barrier for oxygen. See, for example, P. 
alternative method, the addition of silicide interconnects in L. Pai, C. H. Ting, Pvoc. 6th Int. IEEE VLSI Multilevel 
Interconnection Conf., 258 (1989). This is demonstrated optional step 240, may be used. 
Instead of the aluminum, a refractory metal silicide (MSi,, quite clearly by the results of FIGS. 5Aand 5B, which shows 
where M is a refractory metal and is a number between the performance of a CMOS device before and after cofab- 
about 0.5 and 3, usually 2) may be used for the intercon- rication of an HTS circuit on the same substrate. Other 
nects. While the invention is described using titanium sili- buffer layers such as ysz may be added to improve HTS 
cide as an example, other silicides such as platinum silicide 45 growth, if desired. 
and tungsten silicide may be employed with equal effec- The Si,N, is patterned in step 320 using standard photo- 
tiveness. Silicides have several properties which make them lithographic techniques to cover regions containing the 
nearly ideal for the present application, among them thermal CMOS devices. The regions of the die areas of sapphire not 
high-temperature anneal, subsequent thermal treatments do SiO,, or may be covered along with the rest of the layer, and 
not change the silicide. Other acceptable replacements for then stripped in step 330, for subsequent YBCO growth. 
this interconnection structure include refractory metals such Areas between the regions utilized for CMOS devices 
as platinum, titanium, and others, and refractory metal alloys where YBCO structures are to be fabricated may be stripped 
or compounds such as TiW and TiN. Alternatively, the metal in step 340 of silicon and/or other materials deposited or 
interconnects may be replaced entirely by superconducting 55 formed during adjacent CMOS fabrication by using a com- 
interconnects, which would be formed during the supercon- bination of wet chemical etching and dry reactive ion 
ductor deposition steps 400. etching (RIE) or plasma etching. These etching methods 
40 
stability. After initial formation of the silicide and a brief utilized for CMOS devices may be left bare of Si, Si,N, and 
Silicides may be directly substituted for the more usual 
metal layers at every point in the MOS process flow. When 
may also be used individually if desired. The silicon may 
also be stripped at the island isolation step in the CMOS 
a metal layer is desired, as for example when holes have 60 Processing, and the sapphire may be Protected with other 
been opened in a silicon dioxide layer for making contacts, layers, e%., si02 or Si3N4, during the rest of the MOS 
a layer of polysilicon (poly-Si) instead of the metal is processing. 
deposited in step 241 of FIG. 2A and patterned in step 242. After the forming step 200 and the passivating step 300 
After patterning, a relatively thin (about 50-100 nm) layer the semiconducting section of the monolithically integrated 
of titanium is deposited in step 243 on the poly-Si layer, and 65 semiconductor-superconductor structure, the superconduc- 
the silicide (TiSi,, in this case) is formed by a brief heat tive portion is formed in step 400, shown in more detail in 
treatment in step 244, such as a rapid thermal anneal (RTA) FIG. 3. While the example of grain-boundary Josephson 
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junction devices in YBCO has been chosen to illustrate the substrates, no buffer layer is necessary, but it may be 
process, it should be realized that many materials and device desirable to improve selected qualities of the superconduc- 
structures could equally well have been cited. Other appro- tive layer and devices formed therein. 
priate superconductor materials include the perovskite The amorphous CeO,, PBCO, SrTiO,, MgO, CeO,, 
SUpercond~ctors, e.g., LaCuO, LaBaCuO, LaSrCuO, 5 YBCO, and N,03 which form over the Si,N,/SiO,-covered 
TlBaCaCuO, BiSrCaCuO, TlPbSrCaCuO, ErBa2Cu307-5 CMOS are removed in step 460 by ion-milling. Contacts to 
and others. For all of these materials the oxidation State is the CMOS are opened in step 470 through the diffusion layer 
important to the find Properties of the SuPerconductor. In by ion-milling, reactive ion etching, or etching in phosphoric 
addition to Josephson junctions, flux flow transistors, induc- acid at 1600 c, 
tance loops, and complex circuits made from superconduct- IO The processing steps described above are relatively 
ing elements may be fabricated in the superconductive layer. straightforward, but the sequence itself is essential, 
For the particular test structure whose characteristics are Although CMOS fabrication on sos involves doping 
reproduced in FIGS. 5A and 5 5  production of grain- vation and annealing steps using processing temperatures as 
boundary Josephson junction devices was accomplished high as 1000" C., the final steps in the process are performed 
using pulsed laser deposition (PLD) techniques which have at much lower temperatures to reduce undesired dopant 
been described by K. Char, M. s. Colclo~gh, s. M. Garrison, migration and metal degradation. Fabrication of the HTS 
N. Newman and G. Zaharchuk, Appl. p b s .  Lett. 59, 733 portions of the chip typically requires temperatures up to 
(1991). The growth of the YBCO in step 420 was Preceded about 800" C. for several hours in an oxidizing atmosphere. 
by PLD growth in step 410 of a series of buffer layers Without the standard N/Si  alloy wiring and by modifying 
composed of 20 nm of CeOz, 20 nm of Pr1Ba2Cu307-5 2o other processing steps as above, CMOS structures can 
(PBCO), 20 nm of SrTi03(STO), 20 nm MgO and 10 nm withstand the YBCO processing environment. The converse, 
CeOz. Deposition of these buffer layers has been described however, is not true. YBCO irreversibly decomposes into its 
by L. p. Lee, K. Char, M. s. Colclough, and G. Zaharchuk, component oxides at temperatures above about 950" C., 
Appl. phys. Lett. 59,3051 (1991). The MgO layer is used to which are necessary for the formation of the critical MOS 
Produce an in-Plane 45" rotation of the CeO,, which the 25 gate oxide. Thus, the CMOS processing must be performed 
YBCO will follow when it is grown epitaxially later. before the YBCO processing. 
TO define the grain boundary junctions, these buffer layers FIG. 4 shows a partial cross-section of a finished MISS 
are patterned in step 431 using standard photolithography, structure. Both the semiconductor region 700 and the super- 
and the top CeO, and MgO layers are ion milled away in 3o conductive region 800 are formed on a common insulating 
step 432 in places where the 45" in plane rotation is not or semi-insulating substrate 600. In the semiconductor 
wanted. After the photoresist is stripped in step 433 with region 700, a first semiconductor layer 710 rests on the 
acetone, another 10 nm of CeO, is deposited by PLD substrate 600. This layer 710 is patterned to form the desired 
followed by 300 nm ofYBCO in step 434. It should be noted structures, resulting in its selective removal from some areas 
that while the entire substrate may be covered by these 35 of the substrate 600. The first semiconductor layer 710 may 
buffer layers and YBCO, epitaxial growth occurs only on the be selectively implanted or doped to produce desired device 
bare sapphire regions. The amorphous layers which form characteristics, 
over the Si3N,- and SiO,-covered CMOS are not supercon- A thin insulating layer 720 is formed above the semicon- 
ducting. ductor layer 710 and selectively removed. The gate layer 
The YBCO is then patterned in step 435 into the appro- 4o itself 730 is formed from another layer, usually polysilicon, 
priate geometry using standard photolithography and ion deposited over the gate insulator 720 and selectively 
milling. Electrical contacts to the YBCO structures are removed. At this time, self-aligned doping of the exposed 
defined in step 436 by standard photolithography and semiconductor regions may be performed if desired. Further 
opened in step 437 by ion milling. The ion sputtered contacts insulating material can be deposited and selectively removed 
comprising 250 nm Ag followed by 250 nm of Au are then 45 to form the gate sidewall insulator 731. Outside the gate 
deposited and patterned in step 438 using standard liftoff region, this semiconductor layer 710 may be reacted with a 
techniques. refractory metal such as titanium, producing conductive 
Other methods may be used in step 450 to form the silicided regions 715. Other exposed areas of the semicon- 
superconducting layers. Such methods and material choices ductor material, such as the top of the gate 730, may also be 
are disclosed in U.S. Pat. No. 5,130,294 issued Jul. 14, 1992 reacted to form conductive regions 735. These silicided 
to Char, U.S. Pat. No. 5,132,282 issued Jul. 21, 1992 to regions 715, 735 may be patterned as desired. 
Newman and Char, and U.S. Pat. No. 5,157,466 issued Oct. This structure is then passivated with a layer of insulator 
20, 1992 to Char, et al., all of which are owned by an 740 which may be SiO,, a glass, SIN,, or some other 
assignee of this patent application and which are incorpo- passivating insulator. Insulator 740 may be patterned. Sili- 
rated into this patent application by reference. Other tech- 55 cide interconnections 750 may then be formed between 
niques include sputter deposition, chemical vapor individual parts of the semiconductor region 700. The steps 
deposition, metal-organic chemical vapor deposition, and of passivation, patterning and silicide interconnections may 
sol gel deposition. The particular technique chosen is not be repeated any number of times to suit the requirements of 
important, but the resulting superconducting layer must have a particular application, forming multiple layers of silicide 
a high transition temperature (at least above about 80 K), 60 interconnections 750 insulated by insulator 740. The entire 
and be capable of carrying high critical current densities (at semiconductor region is covered with a nitride layer 770 
least lo4 A/cm2, and up to more than lo6 Aicm'). which serves as a diffusion barrier. 
For the production of flux-flow transistors, simple wires In the superconductive region 800, a buffer layer 810 or 
and other non-grain boundary structures, the growth 420 of series of buffer layers 810 separates the superconductor 820 
the YBCO may be preceded by PLD growth 410 of 20 nm 65 from the common substrate 600. In FIG. 4 the supercon- 
of CeO,. Other structures fabricated include bi-epitaxial ductive layer 820 is shown with a Josephson junction 830 
SQUIDs and step edge SQUIDS. For structures on YSZ which is useful for making SQUIDs and other superconduc- 
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tive electronic devices. A passivation layer 840 is formed the spirit of the invention. For example, while CeO, is an 
atop the superconductive layer 820, and is selectively excellent material for a buffer layer between sapphire or 
removed in areas where a contact 850 and 860 is desired, and YSZ and the high temperature superconductors, other mate- 
may or may not be removed globally over the semiconductor rials are also adequate buffers. These include MgO, SrTiO3, 
region 700. 5 CaTiO,, L A O , ,  and PrBa,Cu,O,-,. 
~ i ~ ~ l l ~ ,  metal, silicide, or superconductor inter-region Those skilled in the art of semiconductor integrated 
interconnects 900 are formed to electrically connect the two circuit fabrication will recognize that the processing simi- 
regions, if desired, Additionally, nonelectrical interconnec- larities between bipolar devices and MOS devices allow for the cofabrication of bipolar devices with superconductor tions such as optical or magnetic coupling between the devices as described above, and fall within the scope of the semiconductor regions 700 and superconductor regions 800 10 invention, 
may be formed by judicious positioning of the regions 700 Furthermore, those practiced in the art of compound and 800 and/or utilization of peripheral devices, structures, semiconductor circuit fabrication will recognize the appli- 
materials and/or equipment in conjunction therewith. The cability of the process described herein to their own field, 
However, prior to forming inter-region interconnects, pas- 15 conductors for the s i  described above is also within the 
sivation layer 840 and nitride layer 770 must be removed at scope of the invention, 
In addition to the superconductive and semiconductor least in areas where contact 860 is desired. 
FIGS. 5a and 5b show the operating characteristics of a regions of the MISS structures, it should be realized that 
CMOS device (with a gate length of 3 microns and a gate additional elements may be added to the common substrate. 
width of 20 microns) before ( 5 4  and after (5B) cofabrica- 2o These additional elements may or may not be related to the 
tion of the superconducting part of a MISS circuit according functionality of the MISS element, and may or may not alter 
to the invention. In both figures the drain-to-source voltage the performance characteristics of the unit. It is intended that 
VDS in volts (VI is Plotted along the abscissa 1010 and the such additions to the present invention be included within its 
drain current ID in microamperes @A) is plotted along the scope, 
ordinate 1020. The current-voltage (I-V) characteristics of a 25 In short, while the invention has been described with 
passivation layer 840 may be removed Or left intact. The substitution of G a A  or InP or other compound semi- 
PMOS transistor appear as the family of curves 1030. The 
lo30 is Obtained by measuring ID as a function Of 
many specificities for ease of understanding, these are 
intended to be illustrative only. The scope of the invention v~~ at discrete gate 
increments. 
The characteristics in FIG. 5A were measured before 
formation of the superconductive region 800 on a common 
substrate 600. Those in FIG. 5B were measured after the 
addition of superconductive regions 800 to the common 
substrate 600. The two measurements are virtually identical. 35 providing an insulating substrate; 
While the invention has been described with reference to forming said at least one semicon~uctor egion on said 
a particular set of materials choices, it will be appreciated by insulating substrate; 
those skilled in the art of superconductor fabrication that forming said at least one superconductive region on said 
many substitutions may be made without departing from the insulating substrate adjacent said at least one semicon- 
spirit of the invention. For example, the processing condi- 4o ductor region; and 
forming said at least one superconductive region. substantially the same as for YBCO. Thus the critical 
inventive steps described herein also allow the cofabrication wherein said step of forming at 
least one semiconductor region includes depositing a layer of CMOS devices with BiSrCaCuO devices. 
substituted for sapphire for this purpose. For example, 3. The method of claim 2 wherein said step of depositing 
yttria-stabilized zirconia (ZrO,:Y,O,, also known as cubic a layer of semiconductor material includes improving the 
zirconia or Ysz )  provides better lattice matching for most of quality of said layer of semiconductor material, 
the cuprate superconductors. These materials can be grown 4, The method of claim 3 further comprising patterning 
epitaxially on Y s z  without an intervening buffer layer. said layer of semiconductor material, 
Thus, cofabrication of Si and YBCO circuits on YSZ fall 5 ,  The method of claim 4 wherein said layer of semicon- 
within the scope of the present invention. ductor material is patterned using photolithographic tech- 
It is expected that as practitioners of the arts of super- niques. 
conductive and semiconductor electronics gain familiarity 6. The method of claim 5 wherein said step of forming at 
with the present invention, additional advantages will 5s least one interconnection includes forming at least one 
become clear. For example, certain stresses induce an interconnect between said at least one semiconductor region 
enhancement of the hole mobility in silicon. Such stresses and said at least one superconductive region after said at 
are caused in the silicon in silicon-on-sapphire material due least one superconductive region has been formed. 
to the difference in the thermal coefficient of expansion 7. The method of claim 6 wherein said at least one 
between the sapphire and the silicon layer as the material 60 interconnect between said at least one semiconductor region 
cools to room temperature from the silicon deposition tem- and said at least one superconductive region comprises a 
perature. In this case, the performance of the p-channel superconductor material. 
MOS devices and circuits will be enhanced with respect to 8. The method of claim 2 wherein said layer of semicon- 
that of p-channel devices formed in a bulk silicon layer. ductor material is selected from the group consisting of 
Several specific materials choices have been described 65 silicon, group IV semiconductors, group IV semiconductor 
above. Many of these materials can be replaced with others compounds, group 111-V semiconductor compounds, and 
which accomplish the same function without departing from group 11-VI semiconductor compounds. 
( v ~ )  Of -1 to -3 in 0.5 should be determined by the appended claims and their legal 
3o equivalents, rather than by any examples given. 
We claim: 
1. Amethod for forming a monolithic integrated structure 
having at least one semiconductor region and at least one 
superconductive region, comprising the steps of: 
tions for superconducting bismuthates, e.g. BiSrCaCuo, are passivating said at least one semiconductor region before 
2, The method of claim 
Furthermore, other substrates may be found which may be 45 of semiconductor material on said insulating substrate. 
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9. The method of claim 2 wherein said insulating substrate 
is selected from the group consisting of sapphire and yttria- 
stabilized zirconia. 
10. The method of claim 1 further comprising the step of 
forming at least one interconnection between said at least 
one semiconductor region and said at least one supercon- 
ductive region. 
11. The method of claim 10 wherein said at least one 
interconnection comprises a superconductor material. 
12. The method of claim 11 further comprising the step of 
forming an interconnection region following forming said at 
least one semiconductor region and before said step of 
passivating said at least one semiconductor region for inter- 
connecting a plurality of devices in said at least one semi- 
conductor region. 
13. The method of claim 12 wherein said step of forming 
an interconnection region for interconnecting said plurality 
of devices in said at least one semiconductor region com- 
prises using a conductive material in said interconnection 
region capable of withstanding processing conditions occur- 
ring in said step of forming said at least one superconductive 
region without said conductive material losing its integrity. 
14. The method of claim 13 wherein integrity is structural 
integrity. 
16 
15. The method of claim 13 wherein said integrity is 
16. The method of claim 13 further comprising the step of 
forming at least one interconnect region between said at 
least one superconductive region and said at least one 
semiconductor region. 
17. The method of claim 16 further comprising the step of 
18. The method of claim 17 wherein said step of pattern- 
19. The method of claim 18 wherein said step of passi- 
vating said semiconductor region comprises depositing a 
protective layer on said at least one semiconductor region. 
20. The method of claim 19 wherein said protective layer 
21. The method of claim 13 wherein said interconnection 
between said plurality of devices comprises a refractory 
metal. 
22. The method of claim 13 wherein said interconnection 
23. The method of claim 22 wherein said silicide is 
selected from the group consisting of titanium silicide, 
tungsten silicide and platinum silicide. 
conductive integrity. 
5 
patterning said at least one superconductive region. 
10 ing comprises using photolithographic techniques. 
15 comprises silicon nitride. 
20 between said plurality of devices comprises a silicide. 
* * * * *  
